Patent claims

- 1. A quantizer (1) for a sigma delta modulator (10) with at least one input stage (2), the quantizer (1) 5 quantizing an input signal (21), which is present at its input stage, in accordance with at least one threshold signal (25) and outputting it as result value (22)at a digital result output characterized in that the quantizer (1) contains at 10 least one quantizing cell (40) corresponding to the number of its resolution levels, each quantizing cell (40) having an input voltage/current converter (41; 41a and 41b), which converts the input signal (21) to be quantized into a corresponding input 15 current (42), to the at least one quantizing cell (40), a static threshold current source (49a and 49b) is allocated which supplies a static component to the threshold signal (25) in the form of a static threshold current (Iref), that a dynamic feedback current source (44; 44a and 44b) is provided which 20 generates a feedback current (45; 45a, 45b; Idac) derived from the digital result value (22), which feedback current is added to the static threshold current (Iref) in a current node (46; 46a and 46b), 25 threshold that the current composed of threshold current and feedback current is added to the input current in the current node (46; 46a and 46b), that a comparison unit (47) is provided which decides whether the accurate current present at the 30 current node (46; 46a and 46b) is not equal to zero and supplies a digital result accordingly.
- The quantizer as claimed in claim 1, wherein, for obtaining the analog feedback current (45) derived from the digital result value (22), a digital/analog converter (3) is provided which supplies a voltage

signal (IN_DAC) corresponding to the result value for deriving the feedback current.

- 3. The quantizer as claimed in claim 2, wherein the digital/analog converter (3) is constructed in such a manner that it supplies the feedback current (45) directly as analog output signal.
- 4. The quantizer as claimed in one of the preceding claims, wherein the input voltage of the current converter (41; 41a and 41b) is a transistor (411a and 411b) driven at a base input by means of the input signal.
- 15 5. The quantizer as claimed in one of the preceding claims, wherein each quantizing cell (40) is allocated a threshold signal which differs from the threshold signals of other quantizing cells.
- 20 6. The quantizer as claimed in one of the preceding claims, wherein the threshold signals exhibit fixed differences with respect to one another.
- 7. The quantizer as claimed in one of the preceding claims, wherein an amplifying stage (48) is provided which amplifies the current at the current node (46; 46a, 46b) before it is weighted by the comparison unit.
- 30 8. The quantizer as claimed in one of the preceding claims, wherein a latch is provided as comparison unit (47).
- 9. The quantizer as claimed in one of the preceding claims, wherein the latch exhibits a comparator and a sample-and-hold device.

10. The quantizer as claimed in one of the preceding claims, wherein the quantizer (2) is constructed symmetrically with a positive and a negative signal path and correspondingly with a positive signal input (21a) for a positive input signal (INP) and with a negative signal input (21b) for a negative input signal (INN).

5

- 11. The quantizer as claimed in claim 8, wherein a degeneration resistor (5) is provided between a positive and a negative signal path.
- 12. The quantizer as claimed in one of the preceding claims, wherein a separate static threshold current source (49; 49a and 49b) is allocated to each quantizing cell.
- 13. A quantizer (1) for a sigma delta modulator (10) with at least one input stage (2), the quantizer (1) 20 quantizing an input signal (21), which is present at its input stage, in accordance with at least one threshold signal (25) and outputting it as result value (22) at a digital result output (23), wherein the quantizer (1) contains at least one quantizing 25 cell (40)corresponding to the number resolution levels, cell each quantizing (40)exhibiting a voltage comparator (61) which compares input signal (21), present as input signal voltage (62), with an associated threshold signal 30 voltage (63_i) and, if the input signal voltage exceeds or drops below the threshold signal voltage, outputs a corresponding digital result bit (0/1)(Oi),
- a digital adder (66) being provided which adds the 35 digital result value (22) of the last weighting of comparators of quantizer the the (1) to the individual threshold signal voltages of the

comparators by incrementing or decrementing the threshold signal voltages by part voltages (25) corresponding to the digital result value.

- 5 14. The quantizer as claimed in claim 13, wherein to each quantizing cell (40), a threshold signal is allocated which differs from the threshold signals of other quantizing cells.
- 10 15. The quantizer as claimed in one of claims 13 to 14, wherein a reference voltage generator (65) is provided which generates the threshold signal voltages (63_i), which are different for each voltage comparator (61), the threshold signal voltages being selectable in part voltages (25).
 - 16. The quantizer as claimed in one of claims 13 to 15, wherein the reference voltage generator (65) is constructed by a chain of resistors (68), the part voltages (25) of which are assembled to form the threshold voltages (63_i).

20

- 17. The quantizer as claimed in one of claims 13 to 16, wherein a switching mechanism is allocated to the adder (66), which switching mechanism exhibits switches (67), at the inputs of which the part voltages (25) of the reference voltage generator (65) are present and the outputs of which are connected to the inputs (Vth_i) for the threshold signal voltages (63_i) of the comparators (61), the switches being controlled by the output signal (Add<0:6>) of the adder.
- 18. The quantizer as claimed in one of claims 13 to 17,
 35 wherein the reference voltage generator (65)
 generates the part voltages (25) which can be
 applied to the respective comparator for weighting

the input signal in accordance with the digital result value and/or the desired threshold signal voltage by means of switches (67).

- 5 19. The quantizer as claimed in one of claims 13 to 18, wherein the result bits (Qi) together form the result value (22).
- 20. The quantizer as claimed in one of claims 13 to 19, wherein the threshold signals exhibit fixed differences with respect to one another.
- 21. The quantizer as claimed in one of claims 13 to 20, wherein the quantizer (2) is constructed symmetrically with a positive and a negative signal path and correspondingly with a positive signal input (21a) for a positive input signal and with a negative signal input (21b) for a negative input signal.

20

- 22. The quantizer as claimed in one of claims 13 to 21, wherein the comparators (61) are formed by continuous-time voltage comparators.
- 25 23. The quantizer as claimed in one of the preceding claims, wherein a latch is provided which stores the result supplied by the comparators.
- 24. A sigma delta modulator (10) having at least one 30 input stage (2) and with a quantizer (1) as claimed in one of the preceding claims.